



rts3_n (O)	i2s_sdo (O)
cts3_n (I)	i2s_clk (I/O)
txd3 (O)	i2s_ws (I/O)
rxd3 (I)	i2s_sdi (I)


**SPDIF**



**USB2.0**




**Console**




2.54mm

diff pair



diff pair




RDQ[0:15]

DDR3/DDR2 Interface  
The pinout is different  
when use DDR3 and DDR2

diff pair


Test Pad for signal measurement





RDQM0	1	●	TP4
RDQM1	1	●	TP5
RDQS0	1	●	TP6
RDQS1	1	●	TP7
RDQS1	1	●	TP8
RRAS	1	●	TP9
RCS	1	●	TP10
RCAS	1	●	TP29
RWE	1	●	TP30
RDQ2	1	●	TP32
RDQ7	1	●	TP33
RDQ9	1	●	TP34
RDQ12	1	●	TP37
RA4	1	●	TP35
RODT	1	●	TP36
RDQ15	1	●	TP38
RA6	1	●	TP39
RA8	1	●	TP40

spi_cs0 (I/O)	nd_cs_n (O)
spi_cs1 (I/O)	nd_we_n (O)
spi_clk (I/O)	nd_re_n (O)
spi_miso (I/O)	nd_d[4] (I/O)
spi_mosi (I/O)	nd_d[5] (I/O)
spi_wp (I/O)	nd_d[6] (I/O)
spi_hold (I/O)	nd_d[7] (I/O)

SPI Flash




TF/SPI Flash



TF_wp (I)	nd_wp (O)
TF_clk (I/O)	nd_rb_n (I)
TF_cd (I)	nd_cle (O)
TF_cmd (I/O)	nd_ale (O)
TF_data[0] (I/O)	nd_d[0] (I/O)
TF_data[1] (I/O)	nd_d[1] (I/O)
TF_data[2] (I/O)	nd_d[2] (I/O)
TF_data[3] (I/O)	nd_d[3] (I/O)


Title				MT7612	
T-CHIP	Size	Document Number	Drawn	Rev	
	C	MT7612	CXL	V00	
Date: Friday, October 24, 2014 Sheet 2 of 14					

# RGMII Interface





<b>T-CHIP</b>	Title MT7612			
	Size C	Document Number MT7612	Drawn CXL	Rev V00
	Date: Friday, October 24, 2014 Sheet 3 of 14			

# MT7621 Power







<b>T-CHIP</b>	Title MT7612		
	Size C	Document Number MT7612	Drawn CXL
	Date: Friday, October 24, 2014		Rev V00
Sheet 4 of 14			

# Giga SW






ESW_TXVP_A_P0	ESW_TXVN_A_P0	T5	ESW_TXVP_A_P0	ESW_TXVP_A_P3	W8
ESW_TXVP_B_P0	ESW_TXVN_B_P0	R2	ESW_TXVP_B_P0	ESW_TXVP_B_P3	Y8
ESW_TXVP_C_P0	ESW_TXVN_C_P0	T2	ESW_TXVP_C_P0	ESW_TXVP_C_P3	Y9
ESW_TXVP_D_P0	ESW_TXVN_D_P0	U1	ESW_TXVP_D_P0	ESW_TXVP_D_P3	Y10
ESW_TXVN_A_P0	ESW_TXVN_A_P0	R5	ESW_TXVN_A_P0	ESW_TXVN_A_P3	AA10
ESW_TXVN_B_P0	ESW_TXVN_B_P0	R3	ESW_TXVN_B_P0	ESW_TXVN_B_P3	V10
ESW_TXVN_C_P0	ESW_TXVN_C_P0	T3	ESW_TXVN_C_P0	ESW_TXVN_C_P3	W10
ESW_TXVN_D_P0	ESW_TXVN_D_P0	U2	ESW_TXVN_D_P0	ESW_TXVN_D_P3	W11
ESW_TXVP_A_P1	ESW_TXVN_A_P1	U4	ESW_TXVP_A_P1	ESW_TXVP_A_P4	AA11
ESW_TXVP_B_P1	ESW_TXVN_B_P1	V2	ESW_TXVP_B_P1	ESW_TXVP_B_P4	Y11
ESW_TXVP_C_P1	ESW_TXVN_C_P1	W1	ESW_TXVP_C_P1	ESW_TXVP_C_P4	Y12
ESW_TXVP_D_P1	ESW_TXVN_D_P1	Y2	ESW_TXVP_D_P1	ESW_TXVP_D_P4	Y13
ESW_TXVN_A_P1	ESW_TXVN_A_P1	U4	ESW_TXVN_A_P1	ESW_TXVN_A_P4	Y14
ESW_TXVN_B_P1	ESW_TXVN_B_P1	V3	ESW_TXVN_B_P1	ESW_TXVN_B_P4	W12
ESW_TXVN_C_P1	ESW_TXVN_C_P1	W2	ESW_TXVN_C_P1	ESW_TXVN_C_P4	AA13
ESW_TXVN_D_P1	ESW_TXVN_D_P1	Y1	ESW_TXVN_D_P1	ESW_TXVN_D_P4	Y13
ESW_TXVP_A_P2	ESW_TXVN_A_P2	AA2	ESW_TXVP_A_P2	ESW_TXVP_A_P2	Y14
ESW_TXVP_B_P2	ESW_TXVN_B_P2	W3	ESW_TXVP_B_P2	ESW_TXVP_B_P2	W14
ESW_TXVP_C_P2	ESW_TXVN_C_P2	Y6	ESW_TXVP_C_P2	ESW_TXVP_C_P2	AA17
ESW_TXVP_D_P2	ESW_TXVN_D_P2	Y7	ESW_TXVP_D_P2	ESW_TXVP_D_P2	W16
ESW_TXVN_A_P2	ESW_TXVN_A_P2	AA3	ESW_TXVN_A_P2	ESW_TXVN_A_P2	Y16
ESW_TXVN_B_P2	ESW_TXVN_B_P2	W3	ESW_TXVN_B_P2	ESW_TXVN_B_P2	G0-
ESW_TXVN_C_P2	ESW_TXVN_C_P2	W6	ESW_TXVN_C_P2	ESW_TXVN_C_P2	G1-
ESW_TXVN_D_P2	ESW_TXVN_D_P2	W7	ESW_TXVN_D_P2	ESW_TXVN_D_P2	G2-

Title			
MT7612			
<b>T-CHIP</b>	Size	Document Number	Drawn
	C	MT7612	CXL
Date: Friday, October 24, 2014		Sheet	Rev
		5	V00
of 14			



<b>T-CHIP</b>			
Title	MT7612		
Size	Document Number	Drawn	Rev
C	MT7612	CXL	V00
Date: Friday, October 24, 2014 Sheet 6 of 14			



Title			
MT7612			
Size		Document Number	Drawn
C	MT7612	CXL	Rev
Date: Friday, October 24, 2014		Sheet	7 of 14







### Boot Strapping


Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input 011: 40 MHz, Self Oscillation mode	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCP_RATIO	0: 1:3 1: 1:4	
TXD2	DRAM_TYPE	0: DDR3 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) 0010: Normal / Boot from SPI 3-byte address 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMI / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMI / Boot from ROM 0111: iNIC PHY / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1011: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test	

### Giga Switch Hardware Trap



Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] □ 4'b0000: IDQ mode □ 4'b0001: IOTEST mode □ 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST □ 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression) □ 4'b0111: SCAN-MBIST-OLT mode □ 4'b1000: AFE-OLT mode □ 4'b1001: GPHY ATE mode □ 4'b1010: GPHY ADUMP mode □ 4'b1011: GPHY ADUMP probe mode □ 4'b1100: Reserved 4'b1101: Reserved 4'b1110: bootup probe mode 4'b1111: normal mode	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection □ xtal_freq_sel[1:0] 2'b01: 20MHz □ 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		







# System Power




For USB/PCIe PHY Power (1.2V)  
Current= 300mA



Reset Circuit













Title	MT7612		
Size	Document Number	Drawn	Rev
C	MT7612	CXL	V00
Date:	Friday, October 24, 2014 Sheet 9 of 14		





Title			
MT7612			
<b>T-CHIP</b>	Size	Document Number	Drawn
	C	MT7612	CXL
		Rev	V00
Date: Friday, October 24, 2014 Sheet 10 of 14			

PCIe to SATA





H/W Strapping

refer to datasheet:  
 SPI\_DO  
 0: Spin up by H/W  
 1: Spin up by S/W





XI & XO follow differential layout rule for Min. jitter







**Placement Note**  
C85 and C88 DC coupling capacitor should place in shielding case, and near M7612E pin OUT

12/16  
20A4L6A  
LA12 RI=33.96H  
CL12 1.0pF -> 5E  
LA11 2.7nH -> 2.2nH



**Co-Clock Mode**  
1. SEPROM 0x31411=01  
2. Schematic changes clock path, C140, R13, C43, R57, R51, U15




1.6V Buck Output (800 mA)


Internal LDO Input (1.6V@1.2V)

Internal 1.2V LDO Output

**5G External SW/LNA Circuit (WFO)**




**5G External SW/LNA Circuit (WFO)**




**Boot Strapping (Internal Pull High/Low)**

RE_CLK	0 : 40MHz Xtal (default)
	1 : 20MHz Xtal
MOSI	0 : E-Fuse (default)
	1 : RESPON
GPIO [14:12]	Chip mode [2:0] => GPIO [14:12]
	001:Boot from ROM (default)



Co-Clock Mode  
 1. EEPROM 94312111-01  
 2. Schematics changes clock path,  
 C140,R13,C43,R57,R51,U15


Please check part number in BOM list



**MT7602E**

**Boot Strapping (Internal Pull High/Low)**

ER_CLK	0 : 40MHz 2x1al (default) 1 : 20MHz 2x1al
MOBI	0 : 0-Flase 2x1al (default) 1 : EEPROM
GPIO [14:12]	Chip mode [2:0] => GPIO [14:12] 001=Boot from ROM (default)




Internal LDO Input (1.6V@1.2V)  
 close to MT7602 pin37


Internal 1.2V LDO Output  
 close to MT7602 pin38

Buck 1V5\_OUT\_G  
 Buck 1V5\_OUT\_G (800 mA)

**WFO RF 2G SW**




WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX



Co-Clock Mode  
 1. EEPROM 94312111-01  
 2. Schematics changes clock path,  
 C140,R13,C43,R57,R51,U15


Please check part number in BOM list



Internal LDO Input (1.6V@1.2V)  
 close to MT7602 pin37


Internal 1.2V LDO Output  
 close to MT7602 pin38

**WFO RF 2G SW**




WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

**2G External SW/LNA Circuit (WFO)**



**2G External SW/LNA Circuit (WF1)**



WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX


WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX





WFO RF 2G SW TRX  
 WFO RF 2G SW RX  
 WFO RF 2G SW TX

**For VRTC Power (2.8V)**



$$V_{out} = 0.6V \times (1 + R71/R77)$$

**For DVDD\_IO\_NFC(1.8V)**



Title			
MT7612			
Size	Document Number	Drawn	Rev
C	MT7612	CXL	V00
Date: Friday, October 24, 2014 Sheet 14 of 14			