General Description

SY8088 is a high efficiency 1.5MHz synchronous step down DC/DC regulator IC capable of delivering up to 1A output current. It can operate over a wide input voltage range from 2.5V to 5.5V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Ordering Information

<table>
<thead>
<tr>
<th>Ordering Number</th>
<th>Package Type</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>SY8088AAC</td>
<td>SOT23-5</td>
<td>1A</td>
</tr>
</tbody>
</table>

Features

- Low $R_{DS(ON)}$ for internal switches (top/bottom)
- 260mΩ/170mΩ
- 2.5~5.5V input voltage range
- 40µA typical quiescent current
- High light load efficiency
- High switching frequency 1.5MHz minimizes the external components
- Internal soft-start limits the inrush current
- 100% dropout operation
- RoHS Compliant and Halogen Free
- Compact package: SOT23-5

Applications

- Portable Navigation Device
- Set Top Box
- USB Dongle
- Media Player
- Smart phone

Typical Application

![Schematic Diagram](image1)

![Efficiency](image2)
Pinout (Top View)

Top Mark: LDxyz (device code: LD, x=year code, y=week code, z= lot number code)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Number</th>
<th>Pin Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>1</td>
<td>Enable control. Pull high to turn on. Do not float.</td>
</tr>
<tr>
<td>GND</td>
<td>2</td>
<td>Ground pin.</td>
</tr>
<tr>
<td>LX</td>
<td>3</td>
<td>Inductor pin. Connect this pin to the switching node of the inductor.</td>
</tr>
<tr>
<td>IN</td>
<td>4</td>
<td>Input pin. Decouple this pin to the GND pin with at least 4.7uF ceramic capacitor.</td>
</tr>
<tr>
<td>FB</td>
<td>5</td>
<td>Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: VOUT=0.6*(1+R1/R2). Add optional C1 (10pF~47pF) to speed up the transient response.</td>
</tr>
</tbody>
</table>

Absolute Maximum Ratings (Note 1)

Supply Input Voltage .................................................. 6.0V
Enable, FB Voltage ..................................................... VIN + 0.6V
Power Dissipation, Pd @ TA = 25°C, SOT23-5 ........................................... 0.6W
Package Thermal Resistance (Note 2)

θJA ................................................................. 170°C/W
θJC ................................................................. 130°C/W

Junction Temperature Range ........................................... 125°C
Lead Temperature (Soldering, 10 sec.) ................................... 260°C
Storage Temperature Range ........................................... -65°C to 150°C

Recommended Operating Conditions (Note 3)

Supply Input Voltage .................................................. 2.5V to 5.5V
Junction Temperature Range ........................................... -40°C to 125°C
Ambient Temperature Range ........................................... -40°C to 85°C
### Electrical Characteristics

\( \text{VIN} = 5V, \text{VOUT} = 2.5V, L = 2.2\mu H, \text{COUT} = 10\mu F, \text{T}A = 25°C, \text{unless otherwise specified} \)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>( V_{IN} )</td>
<td></td>
<td>2.5</td>
<td></td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>( I_Q )</td>
<td>( I_{OUT}=0, V_{FB}=V_{REF} \cdot 105% )</td>
<td>40</td>
<td></td>
<td></td>
<td>( \mu )A</td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>( I_{SHDN} )</td>
<td>( EN=0 )</td>
<td>0.1</td>
<td>1</td>
<td></td>
<td>( \mu )A</td>
</tr>
<tr>
<td>Feedback Reference Voltage</td>
<td>( V_{REF} )</td>
<td></td>
<td>0.588</td>
<td></td>
<td>0.6</td>
<td>0.612 V</td>
</tr>
<tr>
<td>PFET RON</td>
<td>( R_{DS(ON)-P} )</td>
<td></td>
<td>260</td>
<td></td>
<td></td>
<td>m( \Omega )</td>
</tr>
<tr>
<td>NFET RON</td>
<td>( R_{DS(ON)-N} )</td>
<td></td>
<td>170</td>
<td></td>
<td></td>
<td>m( \Omega )</td>
</tr>
<tr>
<td>PFET Current Limit</td>
<td>( I_{LM} )</td>
<td></td>
<td>1.3</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>EN rising threshold</td>
<td>( V_{ENH} )</td>
<td></td>
<td>1.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN falling threshold</td>
<td>( V_{ENL} )</td>
<td></td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input UVLO threshold</td>
<td>( V_{UVLO} )</td>
<td></td>
<td>2.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>UVLO hysteresis</td>
<td>( V_{HYS} )</td>
<td></td>
<td>0.1</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Oscillator Frequency</td>
<td>( F_{OSC} )</td>
<td></td>
<td>1.5</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Min ON Time</td>
<td></td>
<td></td>
<td>80</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Max Duty Cycle</td>
<td></td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Soft Start Time</td>
<td>( T_{SS} )</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>Thermal Shutdown Temperature</td>
<td>( T_{SD} )</td>
<td></td>
<td>160</td>
<td></td>
<td></td>
<td>( ^\circ )C</td>
</tr>
<tr>
<td>Thermal Shutdown Hysteresis</td>
<td>( T_{HYS} )</td>
<td></td>
<td>15</td>
<td></td>
<td></td>
<td>( ^\circ )C</td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

**Note 2:** \( \theta JA \) is measured in the natural convection at \( T_A = 25°C \) on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Exposed Paddle of DFN package is the case position for \( \theta JC \) measurement.

**Note 3:** The device is not guaranteed to function outside its operating conditions.
Typical Performance Characteristics

- **Efficiency vs. Load Current**
  - Graph showing efficiency (%) vs. load current (mA) for different input voltages.

- **Output Ripple**
  - Graph showing output ripple (ΔVout) vs. time (400ns/div) for different load currents.

- **Efficiency vs. Load Current**
  - Additional graph for different input voltages.
Operation
The SY8088 is a high-efficiency 1.5MHz synchronous step-down DC-DC converters capable of delivering up to 1A output current. It operates over a wide input voltage range from 2.5V to 5.5V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Applications Information
Because of the high integration in the SY8088 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor $C_{IN}$, output capacitor $C_{OUT}$, output inductor $L$ and feedback resistors ($R_1$ and $R_2$) need to be selected for the targeted applications specifications.

Feedback resistor dividers $R_1$ and $R_2$
Choose $R_1$ and $R_2$ to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both $R_1$ and $R_2$. A value of between 100kΩ and 1MΩ is highly recommended for both resistors. If $R_2=120kΩ$ is chosen, then $R_1$ can be calculated to be:

$$ R_1 = \frac{V_0 - 0.6V \cdot R_2}{0.6V} $$

Input capacitor $C_{IN}$:
A typical X7R or better grade ceramic capacitor with 6V rating and greater than 4.7uF capacitance is recommended. To minimize the potential noise problem, place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by $C_{IN}$, and IN/GND pins.

Output capacitor $C_{OUT}$:
The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X7R or better grade ceramic capacitor with 6V rating and greater than 4.7uF capacitance.

Output inductor $L$:
There are several considerations in choosing this inductor.
1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$ L = \frac{V_{OUT}(1-V_{OUT}/V_{IN(MAX)})}{F_{SW} \times I_{OUT MAX \times 40\%}} $$

where $F_{SW}$ is the switching frequency and $I_{OUT MAX}$ is the maximum load current. The SY8088 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.
2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$ I_{SAT MAX} > I_{OUT MAX} + \frac{V_{OUT}(1-V_{OUT}/V_{IN(MAX)})}{2 \times F_{SW} \times L} $$
3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50mohm to achieve a good overall efficiency.

Short Circuit Protection:
The SY8088 regulator IC integrates hic-cup mode hard short protection function. If output voltage is below 40% of the regulation voltage, the internal soft-start node and the error amplifier output will be reset immediately. IC works in hic-cup protection mode. The hiccup frequency is about 250Hz, and the hic-cup duty is 50%. If the hard short condition is removed, IC will go back to normal operation.

Load Transient Considerations:
The SY8088 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with $R_1$ may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

Layout Design:
The layout design of SY8088 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: $C_{IN}$, $L$, $R_1$ and $R_2$.

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2) $C_{IN}$ must be close to Pins IN and GND. The loop area formed by $C_{IN}$ and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a LiIon battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.
SOT23-5 Package outline & PCB layout design

Recommended Pad Layout

Notes: All dimensions are in millimeters.
All dimensions don’t include mold flash & metal burr.
Taping & Reel Specification

1. SOT23-5 taping orientation

2. Carrier Tape & Reel specification for packages

<table>
<thead>
<tr>
<th>Package types</th>
<th>Tape width (mm)</th>
<th>Pocket pitch (mm)</th>
<th>Reel size (Inch)</th>
<th>Reel width (mm)</th>
<th>Trailer length (mm)</th>
<th>Leader length (mm)</th>
<th>Qty per reel</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOT23-5</td>
<td>8</td>
<td>4</td>
<td>7&quot;</td>
<td>8.4</td>
<td>280</td>
<td>160</td>
<td>3000</td>
</tr>
</tbody>
</table>

3. Others: NA